


RoHS Complied

Revisions					
ECN No.	REV.	Descriptions	Checked	Approved	Date
	V1.0	NEW	Kevin	Mike	27/03/2023

THIS DOCUMENT CONTAINS INFORMATION THAT IS PROPRIETARY TO COSENTOLL TECHNOLOGY CO.,LTD AND SHOULD NOT BE USED WITHOUT WRITTEN PERMISSION



- NOTES:
1. THIS PRODUCT CONFORMS TO THE MECHANICAL DIMENSIONING REQUIREMENTS OF SFF-TA-1016.
  2. THIS PRODUCT MEETS PCIe GEN5.
  3. CABLE WELDING AREA IMPEDANCE: 85±15ohm.RAW CABLE IMPEDANCE: 85±10ohm.
  4. DIMENSIONS MARKED" " SHALL BE CHECKED.
  - 5.TEST CONDITION:
    - a. 100% OPEN SHORT & MIS-WIRE TEST,
    - b. CONDUCTIVE RESISTANCE:2Ω/MAX,
    - c. INSULATION RESISTANCE:10MΩ/MIN.AT DC 300V

序号	描述	数量	单位
8	ACETATE TAPE,BLACK,T=0.12MM,RoHS2.0	A/R	M
7	WEAVE.PET WEAVE Ø9.0MM BLACK VW-1,RoHS2.0	A/R	M
6	INNERMOLD,HOT MELT ADHESIVE,BLACK,UL94V-0,RoHS2.0	A/R	KG
5	LATCH,FOR MCIO 8X ST,COVER,UL94V-0,RoHS2.0	2	PCS
4	COVER,MCIO 8X ST COVER(COVER+BACK PLUG),BLACK,UL94V-0,RoHS2.0	2	SET
3	PCB FOR MCIO 8X ST,BASE METAL:COPPER,PLATING:AU(30u" Min) OVER Ni(100u" Min),85ohm,RoHS2.0	2	PCS
2	SAS CABLE, (32AWG*1P+32AWG*1D)*1P,TIN-PLATED COPPER,BLUE,RoHS2.0	A/R	M
1	SAS 5.0 CABLE,(30AWG*1P+34AWG*2D)*1P 85ohm,蓝色反包	A/R	M

		Customer P/N: NA		Cosentoll Technology Co., Ltd	
		Customer REV: A			
		Port No: 23032701		TITLE: MCIO x8 to MCIO x8 L=500MM	
		APPD: Mike	Date: 27/03/2023	DWG NO: CST-MM701	
		CHKD: Kevin	Date: 27/03/2023		
		DRAW: Eric	Date: 27/03/2023		
X	±1	SCALE	SHEET	REV.	
XX	±0.5	NONE	1/2	1.0	
XXX	±0.3				
0-180°	±3°				
UNITS	mm				

RoHS Complied

Revisions					
ECN No.	REV.	Descriptions	Checked	Approved	Date

### WIRING TABLE

P1				P2			
Signal	P1-VT X8 MCIO	MB	BP	Signal	P1-VT X8 MCIO	MB	BP
GND	A1	A1	B1	GND	B1	B1	B1
P5E_CPU0_PE0_RX_DN<0>	A2	A2	B2	PCIE0_RX_DP<0>	B2	B2	B2
P5E_CPU0_PE0_RX_DP<0>	A3	A3	B3	PCIE0_RX_DN<0>	B3	B3	B3
GND	A4	A4	B4	GND	B4	B4	B4
P5E_CPU0_PE0_RX_DN<1>	A5	A5	B5	PCIE0_RX_DP<1>	B5	B5	B5
P5E_CPU0_PE0_RX_DP<1>	A6	A6	B6	PCIE0_RX_DN<1>	B6	B6	B6
GND	A7	A7	B7	GND	B7	B7	B7
PE_MCIO0_BTYPE_WAKE_N	A8	A8	B8	PE_MCIO1_PORT1_BP_TYPE	B8	B8	B8
FM_SMB_CPU0_ALERT_N	A9	A9	B9	HP_ALERT	B9	B9	B9
GND	A10	A10	B10	GND	B10	B10	B10
PCIE_MCIO0_CLK_PORT1_100M_DP	A11	A11	B11	PCIE_CLK_0_100M_DP	B11	B11	B11
PCIE_MCIO0_CLK_PORT1_100M_DN	A12	A12	B12	PCIE_CLK_0_100M_DN	B12	B12	B12
GND	A13	A13	B13	GND	B13	B13	B13
P5E_CPU0_PE0_RX_DN<2>	A14	A14	B14	PCIE0_RX_DP<2>	B14	B14	B14
P5E_CPU0_PE0_RX_DP<2>	A15	A15	B15	PCIE0_RX_DN<2>	B15	B15	B15
GND	A16	A16	B16	GND	B16	B16	B16
P5E_CPU0_PE0_RX_DN<3>	A17	A17	B17	PCIE0_RX_DP<3>	B17	B17	B17
P5E_CPU0_PE0_RX_DP<3>	A18	A18	B18	PCIE0_RX_DN<3>	B18	B18	B18
GND	A19	A19	B19	GND	B19	B19	B19
P5E_CPU0_PE0_RX_DN<4>	A20	A20	B20	PCIE0_RX_DP<4>	B20	B20	B20
P5E_CPU0_PE0_RX_DP<4>	A21	A21	B21	PCIE0_RX_DN<4>	B21	B21	B21
GND	A22	A22	B22	GND	B22	B22	B22
P5E_CPU0_PE0_RX_DN<5>	A23	A23	B23	PCIE0_RX_DP<5>	B23	B23	B23
P5E_CPU0_PE0_RX_DP<5>	A24	A24	B24	PCIE0_RX_DN<5>	B24	B24	B24
GND	A25	A25	B25	GND	B25	B25	B25
PE_MCIO0_PWRBRK_N	A26	A26	B26	PE_MCIO1_PORT2_BP_TYPE	B26	B26	B26
TP_MCIO0_SGPIO_LOAD	A27	A27	B27	NC_J8_B27	B27	B27	B27
GND	A28	A28	B28	GND	B28	B28	B28
PCIE_MCIO0_CLK_PORT2_100M_DP	A29	A29	B29	PCIE_CLK_1_100M_DP	B29	B29	B29
PCIE_MCIO0_CLK_PORT2_100M_DN	A30	A30	B30	PCIE_CLK_1_100M_DN	B30	B30	B30
GND	A31	A31	B31	GND	B31	B31	B31
P5E_CPU0_PE0_RX_DN<6>	A32	A32	B32	PCIE0_RX_DP<6>	B32	B32	B32
P5E_CPU0_PE0_RX_DP<6>	A33	A33	B33	PCIE0_RX_DN<6>	B33	B33	B33
GND	A34	A34	B34	GND	B34	B34	B34
P5E_CPU0_PE0_RX_DN<7>	A35	A35	B35	PCIE0_RX_DP<7>	B35	B35	B35
P5E_CPU0_PE0_RX_DP<7>	A36	A36	B36	PCIE0_RX_DN<7>	B36	B36	B36
GND	A37	A37	B37	GND	B37	B37	B37

X	±1	Customer P/N: NA		Cosentoll Technology Co., Ltd			
	±0.5	Customer REV: A					
XXX	±0.3	Port No:		TITLE: MCIO x8 to MCIO x8 L=500MM			
0-180°	±3°	APPD: Mike	Date: 27/03/2023	DWG NO: CST-MM701			
UNITS	mm	CHKD: Kevin	Date: 27/03/2023				
		DRAW: Eric	Date: 27/03/2023		SCALE: NONE	SHEET: 2/2	REV: 1.0